Trumphurst Ltd.

Submit a comment to an "Available C++ Libraries FAQ" entry

CategoryLibraries available to download (D-L)

libLCS - Library for Logic Circuit Simulation

libLCS is a hardware description library in C++ aiming to be as powerfull and easy as the Verilog HDL. It currently supports logic gates, flipflops, clock, and facilitates delays, continuous assignments and variable value dumping into VCD files.

libLCS is a library for Logic Circuit Simulation developed in 100% c++. The ultimate aim of LCS is to become a thorough hardware description library, matching the functionality of the Verilog hardware description language, while keeping the usage (and syntax) as intuitive as possible. Currently, it supports simulation of digital systems containing logic gates, flipflops, clock, user defined modules, and facilitates propogation delays, continuous assignments and dumping value changes into VCD files.

Licensing : GNU copyleft

Do not expect an immediate response - the contents of this form will be added to a queue, which I process manually about once a week. If you don't fill in your email address correctly, you will not (obviously) get any reply at all. Other invalid information may result in a mailed request for clarification.

Enter your comment in the areas provided below. Be sure to include your name and email address.

Please don't bother trying to post spam or links to dodgy web sites - everything you post here is reviewed by a human being before being released for public viewing.

Your Name
Your Email Address

Click to submit your comment.
Up to the FAQ title page

For more information on any of Trumphurst's products and services, please

This page, and all contents, are Copyright © 1997-2018 by
Trumphurst Ltd.
The Willows
St. Martins Moor
SY10 7BH
Contact us is hosted by JumboCruiser.